收藏本站
DS28DG02: 2Kb SPI EEPROM with PIO, RTC, Reset, Battery Monitor, and Watchdog
SPI INTERFACE
The DS28DG02 is a slave device that communicates with its master, a microcontroller, through the serial SPI
interface. This interface uses the signals CSZ (chip select), SCK (bit transfer clock), SI (serial input), and SO (serial
output). Common to SPI devices is a WPZ input (write protect), which can protect the nonvolatile bits in the SPI
Status register from inadvertent changes.
Pin Description
Chip Select (CSZ)
A low level on the CSZ pin selects the device; a high level deselects the device. A low-to-high transition on CSZ
after a valid EEPROM write sequence initiates an internal programming cycle. A programming cycle already
initiated or in progress will be completed, regardless of the CSZ input signal. When the device is deselected, SO
goes to the high-impedance state, allowing multiple parts to share the same SPI bus. After powerup, a low level on
CSZ is required prior to any sequence being initiated. The CSZ pin must remain low while the DS28DG02 is
receiving or transmitting data.
Serial Clock (SCK)
The SCK is used to synchronize the communication between a master and the DS28DG02. Instructions,
addresses, or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin
is updated after the falling edge of the clock input.
Serial Input (SI)
The SI pin is used to transfer data into the device. It receives instructions, addresses, and data. Data is latched on
the rising edge of the serial clock.
Serial Output (SO)
The SO pin is used to transfer data out of the DS28DG02. During a read cycle, data is shifted out on this pin after
the falling edge of the serial clock.
Write Protect (WPZ)
The WPZ pin, if enabled, prevents writes to the nonvolatile bits in the SPI Status register. As factory default, the
WPZ pin function is disabled. This allows the user to install the DS28DG02 in a system with WPZ pin grounded and
still being able to write to the Status register. For more details see Principles of Operation .
SPI Modes and Bit Timing
The SPI protocol defines communication in full bytes with the MS bit being transmitted first. Every SPI
communication sequence begins with at least one byte written to the slave device. The first byte that the slave
receives from the master is understood as an instruction. Depending on the instruction the slave may need more
bytes, e.g., address and data; for a read function, after having received the instruction and address, the slave starts
sending data to the master.
The SPI protocol knows four communication modes, which differ in the polarity and phase of the SCK signal. The
DS28DG02 supports modes (0,0) and mode (1,1). These modes have in common that data is clocked into the
slave on the rising edge and clocked out to the master on the falling edge of SCK. The master then clocks in the
data on the rising edge of SCK. The DS28DG02 detects the mode from the logic state of SCK when CSZ gets
active (high to low transition). Therefore, SCK must be stable for the duration of a setup and hold time around the
falling edge of CSZ. Figures 9 and 10 show the timing details.
The read timing of these graphics begins with the first bit that the DS28DG02 transmits to the master and ends
when the master ends the communication by deactivating CSZ (low to high transition). The dotted line indicates the
transition between read and write, with the last bit of the command or address being clocked in on the rising edge
and the first bit of read data appearing at SO after the falling edge of SCK.
17 of 34
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
DS28E04S-100+T IC EEPROM 4KBIT 16SOIC
DS28EC20+T IC EEPROM 20KBIT TO92-3
DS301X KWIK-CHG DESIGNATION STRIP SGL
DS3030W-100# IC NVSRAM 256KBIT 100NS 256BGA
DS3045W-100# IC NVSRAM 1MBIT 100NS 256BGA
DS3050W-100# IC NVSRAM 4MBIT 100NS 256BGA
DS3065W-100# IC NVSRAM 8MBIT 100NS 256BGA
DS3065WP-100IND+ IC SRAM 3.3V 8MB 34POWERCAP MOD
相关代理商/技术参数
DS28DG02EVKIT 功能描述:存储器 IC 开发工具 RoHS:否 制造商:STMicroelectronics 产品:Reference Boards 工具用于评估:M24LR64-R 存储容量:64 kbit 存储类型:EEPROM 工作电源电压:1.8 V to 5.5 V
DS28DG02G-3C+ 功能描述:电可擦除可编程只读存储器 2Kb SPI 电可擦除可编程只读存储器 w/PIO RTC/Rst/Bat Mtr/Wtdg RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8
DS28DG02G-3C+T 功能描述:电可擦除可编程只读存储器 2Kb SPI 电可擦除可编程只读存储器 w/PIO RTC/Rst/Bat Mtr/Wtdg RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8
DS28E01-100 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:带SHA-1引擎保护的1K位1-Wire EEPROM
DS28E01-100_12 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:1Kb Protected 1-Wire EEPROM with SHA-1 Engine
DS28E01-100+ 功能描述:电可擦除可编程只读存储器 RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8
DS28E01G-100+R 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:1K-Bit Protected 1-Wire EEPROM with SHA-1 Engine
DS28E01G-100+T 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:1K-Bit Protected 1-Wire EEPROM with SHA-1 Engine